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AWARDS ABSTRACT 
The invention enables testing integrated circuits on a 
wafer, for the reliability of their conductors which extend over 
regions of different heights. 
A test area 14 (Fig. 1) on a wafer includes a long 
serpentine assay conductor 20 (Fig. 21, formed at the same time 
as conductors of the integrated circuits on the wafer. The assay 
conductor 20 extends over regions 24, 26 of different heights, 
so it includes multiple steps 22 where thinning (e.g., 22' in 
Fig. 5) and necking (e.g., 22N in Fig. 3) may be present that 
could reduce reliability. A measurement is taken of the 
resistance of the assay conductor between its ends 30, 32; a 
resistance much greater than expected indicates defects. The 
test area also includes a test conductor 65 that extends along a 
region of uniform height, and that is formed at the same time as 
the assay conductor. A measurement of the resistance of the test 
conductor 65 indicates the resistance per unit length that 
should be expected from the assay conductor 20. An additional 
test conductor 63 is provided that extends over a region of a 
different uniform height, to account for the possibility that 
there is a different resistance per unit length at different 
heights. 
A major novel feature is forming a test conductor 65 at the 
same time as a serpentine assay conductor 20 that extends over 
multiple steps, the test conductor being used to indicate the 
expected resistance of the serpentine conductor. 
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Oriqin of the Invention 
5 The invention described herein was made in the 
performance of work under a NASA contract, and is 
subject to the provisions of Public Law 96-517 ( 3 5  USC 
2 0 2 )  in which the Contractor has elected not to retain 
title. 
10 
Technical Field 
This invention relates to techniques for 
testing the reliability of integrated circuits. 
15 Background Art 
The reliability of microscopic conductors 
deposited on integrated circuits formed on a wafer, can 
be evaluated by forming a long serpentine resistance 
structure or assay conductor on the same wafer and 
20  measuring the resistance between the ends of the 
serpentine assay conductor. The resistance between the 
ends of the serpentine conductor determines the 
"measured length" of the serpentine conductor. This 
measured length is then compared to the design length 
25 of the serpentine conductor which is known from the 
design layout of the serpentine conductor, to determine 
discrepancies that may indicate defects in the 
serpentine conductor. A similar method is to compare 
the resistance between the ends of the serpentine 
3 0  conductor and the level of resistance that would be 
expected in the absence of defects, of an ideal 
serpentine conductor. Both methods are equivalent and 
can be used interchangeably. 
In some integrated circuits, the microscopic 
35  conductors of the circuit pass along steps connecting 
regions of different heights. There is a considerable 
possibility of defects in a conductor along the steps 
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where the conductor extends between the regions of 
different heights. A l s o ,  the conductor may have 
different widths at the different heights, due to masks 
through which light is passed to define the conductors, 
5 being out of focus. A higher than expected resistance 
for a serpentine assay conductor extending along the 
multiple steps, could be due to the conductor having a 
smaller than expected width, which does not indicate 
unreliability. A testing method and apparatus which 
10 enabled assessment of the causes of a discrepancy 
between the ideal and the measured resistance of the 
serpentine assay conductor, would be of considerable 
value. 
15 Statement of the Invention 
In accordance with one embodiment of the 
present invention, a method and apparatus are provided 
for indicating the reliability of microscopic 
conductors on integrated circuits that pass across 
2 0  regions of different heights. The apparatus includes an 
elongated assay conductor on the integrated circuit 
device, which extends along multiple steps between 
regions of first and second heights. The apparatus also 
includes a test structure with an elongated test 
2 5  conductor on the integrated circuit device, which 
extends along a region of uniform height. A measurement 
is taken of the resistance of the assay conductor. A 
measurement is also taken of the resistance of the test 
conductor, which indicates the resistance per unit 
30 length that should be expected from the assay 
conductor. The test conductor is formed at the same 
time as the assay conductor, so they have the same 
width and thickness. The test structure may include two 
test conductors, each extending along a region of 
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different uniform height (so there are no steps along a 
test conductor), to account for possible differences in 
resistance per unit length of the regions of different 
heights. 
5 The novel features of the invention are set 
forth with particularity in the appended claims. The 
invention will be best understood from the following 
description when read in conjunction with the 
accompanying drawings. 
Brief Description of the Drawinqs 
Fig. 1 is a perspective view of an integrated 
circuit device with which the present invention is 
useful . 
15 Fig. 2 is a perspective view of the test area 
Fig. 3 is an enlarged perspective and sectional 
Fig. 4 is a sectional view of a portion of the 
Fig. 5 is a view of circuit similar to that of 
Fig. 4 ,  but showing a higher degree of thinning. 
Fig. 6 is a view similar to that of Fig. 4 ,  for 
a theoretical assay conductor which has a single high 
25 region and a single low region, and showing the 
difference between design and actual assay conductor 
lengths. 
10 
of the device of Fig. 1. 
view of a portion of the test area of Fig. 2. 
20 circuit of Fig. 3 .  
Detailed Description of the Invention 
3 0  Fig. 1 illustrates an integrated circuit device 
10 which includes a silicon wafer on which numerous 
integrated circuits 12 have been formed. The device 
also includes a test area 14 where a test apparatus is 
formed that is useful in testing the reliability of 
35 portions of the integrated circuits. Fig. 2 illustrates 
the test area 14, showing a test apparatus 16 that is 
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useful in testing the reliability of microscopic 
conductors that must pass over steps extending between 
areas of different height. The apparatus includes an 
assay conductor 2 0  that extends over multiple steps 2 2  
5 between regions such as 24 and 26 of different heights. 
The assay conductor 2 0  extends in a serpentine 
configuration, to provide a long length of conductor in 
a limited area. In one example, the width W1 of the 
conductor along most of its length is about 5 microns, 
10 and the assay conductor has a total length between its 
opposite end portions 30, 3 2  of 10cm. Similar 
conductors extending over surface areas of different 
height occur in the circuits of the integrated circuit 
device. As shown in Fig. 3, the regions 26 of greater 
1 5  height, relative to the surfaces 23 of an insulative 
base 25 and of an insulative layer 27 thereon, lie over 
embedded cross-conductors 29. 
As indicated in Fig. 4, an actual integrated 
circuit conductor 28, like the assay conductor 20,  is 
20 formed by depositing it on the uneven surface 34 of the 
integrated circuit device, arrows 36  indicating the 
direction of material motion during its deposition. 
After deposition, typical prior art methods are used, 
such as depositing a photoresist, exposing the 
25 photoresist through a mask washing away only the 
exposed or unexposed areas, and etching away the areas 
unprotected by photoresist. Thinning can occur at the 
steps 22. Fig. 5 illustrates a situation where the 
transition between the different heights is steep and 
30 thinning is more pronounced at steps 2 2 ' .  In addition, 
"necking" can occur, where the width of the conductor 
along the step is narrow as indicated at 22 N in Fig. 
3. The reduced cross sectional area along the steps 
introduces higher conductor resistance and is a major 
Another mechanism that introduces higher assay 
3 5  source of defects in such integrated circuits. 
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25  
30 
3 5  
conductor resistance compared to the ideal conductor is 
that the assay conductor length increases due to 
undulations of the assay conductor in going over steps. 
However, this length increase is considered negligible 
compared to the total length of the assay conductor. 
By measuring the resistance along the long 
serpentine assay conductor 20 (Fig. 2 1 ,  the "measured 
length" of the serpentine assay conductor is 
calculated. Such calculation can be made by knowledge 
as to how the serpentine assay conductor was formed and 
the resistance per unit length of the assay conductor 
over the regions of first and second heights. The 
resistance per unit length of the assay conductor over 
the regions of first and second heights are derived 
from the test conductor resistance measurements. The 
measured length of the assay conductor includes the 
effects of the steps and the step transitions, and of 
necking and thinning, each of which introduce higher 
assay conductor resistance measurements when present. 
The design length of the assay conductor is derived 
from the design layout of the assay conductor (which 
assumes no defects). By comparing the assay conductor 
"measured length" to its design length, it is possible 
to obtain an indication of the reliability of an assay 
conductor extending over steps. In one example, if the 
measured length of the assay conductor exceeds 150% of 
the design length of the assay conductor, then this 
indicates excessive resistance along the steps. The 
percentage by which the measured length exceeds the 
design length, at which the integrated circuit device 
will be discarded, depends on the required reliability 
of the integrated circuit. 
Equations 1 through 4 written below, show how 
one calculates the measured serpentine length (for an 
assay conductor), the measured serpentine resistance, 
the difference between actual and design serpentine 
5 
-6- 87/396 
lengths for low or high regions, and the design 
serpentine length. 
Lserp.meas = 
(Rserp.meas * Lserp.desiqn) 
(R'low * Llow.design + R'high * Lhigh.design) 
Rserp.meas = 
R'low * Llow.design + R'high * Lhigh.design 
+ 2Lo(R110w - R'high) + 2Rstep 
10 
2Lo = 
Lhigh.design - Lhigh = Llow - Llow.design 
Lserp.design = 
15 
2 0  
25 
30 
3 5  
Lserp.meas 
Lserp.design 
Rserp.meas 
R' low 
R ' high 
Rstep 
Llow.design 
Lhigh.design 
Llow 
Llow.design + Lhigh.design.= Llow + Lhigh 
Lhigh 
2Lo 
= measured serpentine length 
= design serpentine length 
= measured serpentine resistance 
= resistance per unit length over the low 
region 
= resistance per unit length over the 
high region 
= step resistance due to necking, 
thinning and undulation 
= design serpentine length over the low 
region 
= design serpentine length over the high 
region 
= actual serpentine length over the low 
region 
= actual serpentine length over the high 
region 
= difference between actual and design 
serpentine length over low or high 
regions 
Fig. 6 shows the quantities above for a theoretical 
conductor having a single high region and a single low 
region. 
As shown in Fig. 2, the assay conductor 20 is 
formed with assay conductor pads at its opposite end 
portions 30, 32. These pads include a current pad 40, 
42, and a voltage pad 44, 46 at each end portion of the 
Eq. 1 
Eq. 2 
Eq. 3 
Eq. 4 
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assay conductor. A source of current 5 0  is connected 
through a current meter 52 between the two current pads 
40, 42 to pass a measured current along the length of 
the assay conductor. A voltmeter 54 is connected 
5 between the opposite voltage pads 44, 46 to measure the 
voltage between the end portions of the assay 
conductor. Of course, the measurements of voltage and 
current enable a determination of the resistance along 
the length of the assay conductor. 
10 Where a relatively small percentage change in 
measured length, such as from 140% to 160% of designed 
length, is enough to change from an acceptable to an 
unacceptable level, it is important to determine the 
measured length of the assay conductor with accuracy. 
15 The factors that affect accuracy of determination of 
the measured length, are the actual width, the actual 
thickness, and the proportions of raised and lowered 
areas of the assay conductor. 
The assay conductor and the conductors of the 
2 0  integrated circuits are formed by techniques that 
require a mask to define the placement and width of the 
conductors. If the mask is not formed or positioned 
precisely, the width of the conductors will vary from 
the intended width. Thus, the width W1 along the low 
25 region may turn out to be 4 microns or 6 microns 
instead of the intended 5 microns. 
Applicant determines the resistance per unit 
length of the assay conductor over the first and second 
height regions by forming two test structures 60, 80 
30 (Fig. 2) which includes a test structure conductor 62 
with two portions 63, 65. The test structures 60, 80 
are formed at the same time as the assay conductor 20, 
using the same equipment and setup, and with the 
equipment designed to make the test conductor and assay 
35 conductor of the same width, when over a region of the 
same height. The test conductor portion 63 is formed on 
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an area 68 of uniform height which is the same as 
region 24. The test conductor portion 65 is formed on 
an area 82 of uniform height which is the same as 
region 26. The test structure 60 includes a pair of 
5 voltage pads 64, 66, and the test structure 80 includes 
a pair of voltage pads 90, 92. A measured current is 
passed along the length of the test conductor 62 and 
the voltage drop along its length is measured as by a 
voltmeter 70, 94 connected between the voltage pads. 
1 0  The precise distance between the locations where the 
voltage pads contact the test conductor 62 is known, 
and the voltage and current measurements enable a 
determination of the resistance per unit length of the 
test conductor over the regions of raised and lowered 
The assay conductor includes multiple lower 
portions such as 71 of a lower height and multiple 
raised portions 72 of an elevated height, as well as 
multiple step regions connecting them. It is possible 
20 for the widths W1 and W2 of the lower and raised 
portions 71, 72 to differ. This may be due to a mask 
being in focus at one level but out of focus at another 
level. 
1 5  heights. 
As seen in equation 1, the assay conductor 
2 5  measured length Lserp.meas depends on the proportion of 
the assay conductor over the lower and raised areas. 
Due to processing events, for example 
over/under-etching of layers, the actual proportion of 
the assay conductor over the lower and raised areas in 
30 not easily known. Fig. 6 shows how the design and 
actual steps can differ. Applicant uses the design 
proportions of the assay conductor as a good estimate 
of the actual proportions of the assay conductor when 
determining the measured length of the assay conductor. 
35 Where the resistance per unit length of the assay 
conductor over the raised and lowered regions differ 
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and the design proportions of the assay conductor do 
not provide a good estimate of the actual proportion of 
the assay conductor over the regions of different 
heights, the measured length of the assay conductor can 
5 be shorter or longer than the design length (assuming 
no thinning and necking at the steps). An optical 
measurement technique, such as SEM, may be used to 
determine the proportions of the assay conductor lying 
over the raised and lowered areas to eliminate the 
10 assay conductor length increase/decrease due to 
over/under-etching of layers during the fabrication 
process. Where the step transition is gradual and 
thinning and necking do not occur, so that Rstep = 0, 
the difference between the actual and design serpentine 
1 5  assay conductor length over low or high regions, 2L0, 
is determined from equation 2 .  
Thus, the invention provides a method and 
apparatus for indicating the reliability of circuit 
conductors which have been formed on an uneven surface 
2 0  of an integrated circuit device. An elongated assay 
conductor extends along multiple steps between regions 
of first and second different heights on the integrated 
circuit device and instruments are used to measure the 
resistance between the opposite ends of the assay 
25 conductor. A test structure is a lso  provided, which 
includes an elongated test conductor which extends 
along a region of substantially constant height on the 
integrated circuit. The equipment is also used to 
measure the resistance of the test conductor, to 
3 0  thereby determine the resistance per unit length of the 
assay conductor. The apparatus preferably includes two 
test structures, each with a test conductor at a 
different one of the two heights along which the assay 
conductor extends, to take account of the fact that the 
35 resistance per unit length can vary with the height of 
the surface on which a conductor is formed. The test 
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conductors of the two test structures can be connected 
in series, with each having a current pad, so current 
can flow through the two test conductors in series, to 
simplify testing and reduce the size of the test 
Although particular embodiments of the 
invention have been described and illustrated herein, 
it is recognized that modifications and variations may 
readily occur to those skilled in the art and 
10 consequently it is intended to cover such modifications 
and equivalents. 
5 structure. 
5 
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A technique is described for use in determining 
the reliability of microscopic conductors deposited on 
an uneven surface of an integrated circuit device. A 
lo wafer containing integrated circuit chips is formed 
with a test area having regions of different heights. 
At the time the conductors are formed on the chip areas 
of the wafer, an elongated serpentine assay conductor 
is deposited on the test area so the assay conductor 
l5 extends over multiple steps between regions of 
different heights. Also, a first test conductor is 
deposited in the test area upon a uniform region of 
first height, and a second test conductor is deposited 
in the test area upon a uniform region of second 
2 o  height. The occurrence of high resistances at the steps 
between regions of different height is indicated by 
deriving the !'measured length" of the serpentine 
conductor using the resistance measured between the 
ends of the serpentine conductor, and comparing that to 
2 5  the design length of the serpentine conductor. The 
percentage by which the measured length exceeds the 
design length, at which the integrated circuit will be 
discarded, depends on the required reliability of the 
integrated circuit. 
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N O T I C E  
The  i n v e n t i o n  d i s c l o s e d  i n  t h i s  d o c u m e n t  r e s u l t e d  from 
r e s e a r c h  i n  a e r o n a u t i c a l  a n d  space a c t i v i t i e s  performed u n d e r  
programs of t h e  N a t i o n a l  A e r o n a u t i c s  a n d  Space A d m i n i s t r a t i o n .  
The  i n v e n t i o n  is owned by  NASA a n d  i s ,  t h e r e f o r e ,  a v a i l a b l e  f o r  
l i c e n s i n g  i n  a c c o r d a n c e  w i t h  t h e  NASA P a t e n t  L i c e n s i n g  
R e g u l a t i o n  ( 1 4  Code of F e d e r a l  R e g u l a t i o n s  1 2 4 5 . 2 ) .  
I yf 
f 
To e n c o u r a g e  commercial u t i l i z a t i o n  of NASA-owned i n v e n t i o n s ,  
i t  is  NASA po l i cy  t o  g r a n t  l i c e n s e s  t o  commercial c o n c e r n s .  
A l t h o u g h  NASA e n c o u r a g e s  n o n e x c l u s i v e  l i c e n s i n g  t o  promote 
c o m p e t i t i o n  a n d  a c h i e v e  t h e  w i d e s t  poss ib le  u t i l i z a t i o n ,  NASA 
w i l l  c o n s i d e r  t h e  g r a n t i n g  of a l i m i t e d  e x c l u s i v e  l i c e n s e ,  
p u r s u a n t  t o  t h e  NASA P a t e n t  L i c e n s i n g  R e g u l a t i o n s ,  when s u c h  a 
l i c e n s e  w i l l  p r o v i d e  t h e  n e c e s s a r y  i n c e n t i v e  t o  t h e  l i c e n s e e  t o  
achieve e a r l y  p r a c t i c a l  a p p l i c a t i o n  of t h e  i n v e n t i o n .  
A d d r e s s  i n q u i r i e s  a n d  a l l  a p p l i c a t i o n s  fo r  l i c e n s e  for t h i s  
i n v e n t i o n  t o  NASA R e s i d e n t  O f f  i c e - J P L ,  NASA P a t e n t  C o u n s e l ,  
Mail  Code 180-801,  4800  Oak Grove  D r . ,  P a s a d e n a ,  CA 91103. 
A p p r o v e d  NASA forms f o r  a p p l i c a t i o n  for  n o n e x c l u s i v e  o r  
e x c l u s i v e  l i c e n s e  are  a v a i l a b l e  from t h e  above a d d r e s s .  
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